

Data sheet **4.5V Power clamp**

Circuit under Pad

TowerJazz 350nm


Sofics has verified its TakeCharge ESD protection clamps on technology nodes between 0.25um CMOS down to 28nm across various fabs and foundries. The ESD clamps are silicon and product proven in more than 1500 mass produced IC-products. The cells provide competitive advantage through improved yield, reduced silicon footprint and enable advanced multimedia and wireless interfaces like HDMI, USB 3.0, SATA, WIFI, GPS and Bluetooth.

The ESD clamp described in this document protects 4.5V core domains in TowerJazz 350nm CMOS technology.

TowerJazz 350nm 4.5V Power clamp

Clamp type and usage

The Sofics ESD cells cover all types of protection concepts and approaches as detailed in the figure below. The ESD clamp cell described in this document is a type power clamp.



TowerJazz 350nm	4.5V	Comments
Core Protection	YES	
Input Protection		
Output Protection		
I/O Protection		
Over Voltage Tolerant I/O (OVT)		
Under Voltage Tolerant I/O (UVT)		
Inter Domain Protection		

Stress cases covered

PAD to VSS		VSS to PAD	
VDD to PAD		PAD to VDD	
VDD to VSS	Power clamp	VSS to VDD	Reverse diode

Connections in the cell

• Vdd, Vss

Features

- Efficient ESD protection
 - >>8 kV Human Body Model (HBM)
 - > V Machine Model (MM)
- Leakage <100pA measured at 4.95V
- Silicon footprint <7000um²
- Circuit under Pad

Sofics Proprietary – ©2012 Page 2

Data sheet: TowerJazz 350nm 4.5V Power clamp

Maximum ratings

Rating	Rating Symbol Value		Value	Unit
		Min	Max	
Supply Voltage Range (DC)	V_{DD}	-0.3	4.95	V
Input/Output Voltage Range (DC)	V _{IO}	-0.3	4.95	V
Operating Temperature	T _{op}	-25	125	°C
Burn-in Voltage (DC @ 125°C)		6.75		V



Stresses exceeding these maximum ratings may damage the device. Functional operation above the recommended operating conditions is not implied. Extended exposure to stresses above the recommended operating conditions may affect device reliability.

The provided golden cell is designed for these maximum ratings/specifications. If the desired specification level differs, the golden cell has to be scaled up or down by using the Sofics implementation/scaling guidelines to remain a robust and effective ESD protection for the different specifications.

Electrical Characteristics

T_{amb} = 25°C unless stated otherwise

Parameter	Symbol	Тур.	Unit
Trigger Voltage	V _{t1}	Depends on domain	V
Holding Voltage	V_h	1.5	V
Leakage current @ T _{amb} = 25 °C	I _{leak}	92.72	рА
Leakage current @ T _{amb} = 120 °C	I _{leak}		
Total Capacitance Load, OV bias	C _L		fF
Required (for ESD) resistance	R _{iso}	0	Ohm
between bondpad and functional circuit			
HBM – Human Body Model		>8	kV
MM – Machine Model			V

Process, Area and integration

• Process: TowerJazz 350nm

• Used Metals: 4 metals – customization service available

Special layers needed: N/A

• Area: 6197,95 um² (95.5 um x 64.9 um)

Sofics Proprietary – ©2012 Page 3

About Sofics

Sofics (www.sofics.com) is the world leader in on-chip ESD protection. Its patented technology is proven in more than a thousand IC designs across all major foundries and process nodes. IC companies of all sizes rely on Sofics for off-the-shelf or custom-crafted solutions to protect overvoltage I/Os, other non-standard I/Os, and high-voltage ICs, including those that require system-level protection on the chip. Sofics technology produces smaller I/Os than any generic ESD configuration. It also permits twice the IC performance in high-frequency and high-speed applications. Sofics ESD solutions and service begin where the foundry design manual ends.



ESD SOLUTIONS AT YOUR FINGERTIPS

Our service and support

Our business models include

- Single-use, multi-use or royalty bearing license for ESD clamps
- Services to customize ESD protection
 - o Enable unique requirements for Latch-up, ESD, EOS
 - o Layout, metallization and aspect ratio customization
 - o Area, capacitance, leakage optimization
- Transfer of individual clamps to another target technology
- Develop custom ESD clamps for foundry or proprietary process
- Debugging and correcting an existing IC or IO
- ESD testing and analysis

Notes

As is the case with many published ESD design solutions, the techniques and protection solutions described in this data sheet are protected by patents and patents pending and cannot be copied freely. PowerQubic, TakeCharge, and Sofics are trademarks of Sofics BVBA.

Version

August 2012

Sofics Proprietary – ©2012 Page 4