

Data sheet

12V ESD protection

12V hebistor power clamp for TSMC 0.25um BCD technology


Sofics has verified its novel PowerQubic ESD protection clamps to TSMC 0.25um BCD 12V technology. The PowerQubic hebistor clamps are developed to protect a broad set of high voltage interfaces in BCD and high voltage CMOS. These cells provide competitive advantage through improved yield, reduced silicon footprint and interfacing with high voltage interfaces used in power management ICs, automotive applications and custom analog interfaces.

The ESD clamp described in this document protects all kinds of 12V interfaces in TSMC 0.25um BCD technology. It features a low leakage current. Thanks to the small silicon footprint it can be easily included into a broad set of IO's.

ESD protection clamp for 12V interfaces

Clamp type and usage

The Sofics ESD cells cover all types of protection concepts and approaches as detailed in the figure below. The ESD clamp cell described in this document is a 'Type B' solution that can also be used as power clamp.



The ESD cell can be used for the protection of 24V interfaces.

Protection	12V	Comments		
Core Protection	⊘			
Input Protection	*	Only 5V and 12V gates available in this BCD technology. Other clamps available for input protection		
Output Protection	⊗			
IO Protection	•			
Over Voltage Tolerant IO (OVT)	•	Over voltage tolerant clamp on request		
Under Voltage Tolerant IO (UVT)	•	Bi directional clamp on request		
Inter Domain Protection	<u>×</u>			

Features

- Efficient ESD protection
 - o Different versions available for 2,4 and 8kV Human Body Model (HBM)
 - o Different versions available for 100V, 200V and 400V Machine Model (MM)
- Leakage < 1 nA measured at 13.2V, room temperature
- Silicon footprint < 15.000um² (2kV HBM version)

Maximum ratings

Rating	Symbol		Value	Unit	
		Min	Max		
Supply Voltage Range (DC)	V_{DD}	-0.5	18	V	
Input/Output Voltage Range (DC)	V _{IO}	-0.5	18	V	
Operating Temperature	T _{op}	-25	125	°C	



Stresses exceeding these maximum ratings may damage the device. Functional operation above the recommended operating conditions is not implied. Extended exposure to stresses above the recommended operating conditions may affect device reliability.

The provided golden cell is designed for these maximum ratings/specifications. If the desired specification level differs, the golden cell has to be scaled up or down by using the Sofics implementation/scaling guidelines to remain a robust and effective ESD protection for the different specifications.

Electrical Characteristics

T_{amb} = 25°C unless stated otherwise

PAD to GND stress case

Parameter	Symbol	Тур.	Unit
Supply Voltage	V_{DD}	12	V
Trigger Voltage – TLP stress conditions	V _{t1}	<18*	V
Breakdown Voltage – DC conditions, at 1uA	V_{bd_DC}	18	V
Holding Voltage – TLP like conditions – long pulse	V _h	>14	V
Holding Voltage – DC conditions	V _h	>14	V
Breakdown Current – 2kV HBM version	I _{t2}	2.2	Α
Breakdown Current – 4kV HBM version	I _{t2}	4.4	А
Breakdown Current – 8kV HBM version	I _{t2}	6.8	Α
Breakdown Voltage	V _{t2}	<18	V

^{*} Other trigger voltage possible with customized trigger circuit – does not affect clamping behavior

Other parameters

Parameter	Symbol	Тур.	Unit
Leakage current @ T _{amb} = 25 °C	I _{leak}	<1	nA
Leakage current @ T _{amb} = 125 °C, 2kV HBM version	I _{leak}	<10	nA
Leakage current @ T _{amb} = 125 °C, 4kV HBM version	I _{leak}	<10	nA
Leakage current @ T _{amb} = 125 °C, 8kV HBM version	I _{leak}	<10	nA
HBM – Human Body Model, 2kV HBM version		>2	kV
HBM – Human Body Model, 4kV HBM version		>4	kV
HBM – Human Body Model, 8kV HBM version		>8	kV
MM – Machine Model, 2kV HBM version		>100	V
MM – Machine Model, 4kV HBM version		>200	V
MM – Machine Model, 8kV HBM version		>400	V

Process, Area and integration

• Process: TSMC 0.25um BCD 12V

• Used Metals: 3 metals – (4 metals for TLP-8A version)

• Special needed Layer: N/A

• Area:

2kV HBM version: 13.680 um²
 4kV HBM version: 15.700 um²
 8kV HBM version: 22.640 um²

About Sofics

Sofics (www.sofics.com) is the world leader in on-chip ESD protection. Its patented technology is proven in more than a thousand IC designs across all major foundries and process nodes. IC companies of all sizes rely on Sofics for off-the-shelf or custom-crafted solutions to protect overvoltage I/Os, other non-standard I/Os, and high-voltage ICs, including those that require system-level protection on the chip. Sofics technology produces smaller I/Os than any generic ESD configuration. It also permits twice the IC performance in high-frequency and high-speed applications. Sofics ESD solutions and service begin where the foundry design manual ends.



Our service and support

Our business models include

- Single-use, multi-use or royalty bearing license for ESD clamps
- Services to customize ESD protection
 - o Enable unique requirements for Latch-up, ESD, EOS
 - o Layout, metallization and aspect ratio customization
 - o Area, capacitance, leakage optimization
- Transfer of individual clamps to another target technology
- Develop custom ESD clamps for foundry or proprietary process
- Debugging and correcting an existing IC or IO
- ESD testing and analysis

Notes

As is the case with many published ESD design solutions, the techniques and protection solutions described in this data sheet are protected by patents and patents pending and cannot be copied freely. PowerQubic, TakeCharge, and Sofics are trademarks of Sofics BVBA.

Version

June 2011

Sofics BVBA
Groendreef 31
B-9880 Aalter, Belgium
(tel) +32-9-21-68-333
(fax) +32-9-37-46-846
bd@sofics.com
RPR 0472.687.037