



Data sheet

## **3.3V I/O protection**

Full local protection

TSMC 65nm LP

Sofics has verified its TakeCharge ESD protection clamps on technology nodes between 0.25um CMOS down to 28nm across various fabs and foundries. The ESD clamps are silicon and product proven in more than 1500 mass produced IC-products. The cells provide competitive advantage through improved yield, reduced silicon footprint and enable advanced multimedia and wireless interfaces like HDMI, USB 3.0, SATA, WIFI, GPS and Bluetooth.

The ESD clamp described in this document protects 3.3V interfaces in TSMC 65nm CMOS technology.

# TSMC 65nm 3.3V I/O protection

## Clamp type and usage

The Sofics ESD cells cover all types of protection concepts and approaches as detailed in the figure below. The ESD clamp cell described in this document is a type C clamp.



TSMC 65nm LP	3.3V	Comments
Core Protection		
Input Protection	YES	
Output Protection	YES	
I/O Protection	YES	
Over Voltage Tolerant I/O (OVT)		
Under Voltage Tolerant I/O (UVT)		
Inter Domain Protection		

## Stress cases covered

PAD to VSS	Clamp	VSS to PAD	Diode down
VDD to PAD	Clamp	PAD to VDD	Diode up
VDD to VSS	Power clamp	VSS to VDD	Reverse diode

## Connections in the cell

- Vdd, Vss, I/O

## Features

- Efficient ESD protection
  - > 2 kV Human Body Model (HBM)
  - > 200 V Machine Model (MM)
- Leakage <100pA measured at 3.63V
- Silicon footprint <3300um<sup>2</sup>

**Maximum ratings**

Rating	Symbol	Value		Unit
		Min	Max	
Supply Voltage Range (DC)	$V_{DD}$	-0.3	3.63	V
Input/Output Voltage Range (DC)	$V_{IO}$	-0.3	3.63	V
Operating Temperature	$T_{op}$	-25	125	°C
Burn-in Voltage (DC @ 125°C)		4.95		V



Stresses exceeding these maximum ratings may damage the device. Functional operation above the recommended operating conditions is not implied. Extended exposure to stresses above the recommended operating conditions may affect device reliability.

The provided golden cell is designed for these maximum ratings/specifications. If the desired specification level differs, the golden cell has to be scaled up or down by using the Sofics implementation/scaling guidelines to remain a robust and effective ESD protection for the different specifications.

**Electrical Characteristics**

$T_{amb} = 25^{\circ}\text{C}$  unless stated otherwise

Parameter	Symbol	Typ.	Unit
Trigger Voltage	$V_{t1}$	4.94	V
Holding Voltage	$V_h$	1.38	V
Leakage current @ $T_{amb} = 25^{\circ}\text{C}$	$I_{leak}$	50	pA
Leakage current @ $T_{amb} = 120^{\circ}\text{C}$	$I_{leak}$	238	nA
Total Capacitance Load, 0V bias	$C_L$	109	fF
Required (for ESD) resistance between bondpad and functional circuit	$R_{iso}$	0	Ohm
HBM – Human Body Model		2	kV
MM – Machine Model		200	V

**Process, Area and integration**

- Process: TSMC 65nm LP
- Used Metals: 3 metals – customization service available
- Special layers needed: N/A
- Area: 3287.219  $\mu\text{m}^2$  (33.8  $\mu\text{m}$  x 97.225  $\mu\text{m}$ )

## About Sofics

Sofics ([www.sofics.com](http://www.sofics.com)) is the world leader in on-chip ESD protection. Its patented technology is proven in more than a thousand IC designs across all major foundries and process nodes. IC companies of all sizes rely on Sofics for off-the-shelf or custom-crafted solutions to protect overvoltage I/Os, other non-standard I/Os, and high-voltage ICs, including those that require system-level protection on the chip. Sofics technology produces smaller I/Os than any generic ESD configuration. It also permits twice the IC performance in high-frequency and high-speed applications. Sofics ESD solutions and service begin where the foundry design manual ends.



ESD SOLUTIONS AT YOUR FINGERTIPS

## Our service and support

Our business models include

- Single-use, multi-use or royalty bearing license for ESD clamps
- Services to customize ESD protection
  - Enable unique requirements for Latch-up, ESD, EOS
  - Layout, metallization and aspect ratio customization
  - Area, capacitance, leakage optimization
- Transfer of individual clamps to another target technology
- Develop custom ESD clamps for foundry or proprietary process
- Debugging and correcting an existing IC or IO
- ESD testing and analysis

## Notes

As is the case with many published ESD design solutions, the techniques and protection solutions described in this data sheet are protected by patents and patents pending and cannot be copied freely. PowerQubic, TakeCharge, and Sofics are trademarks of Sofics BVBA.

## Version

August 2012