



Cell listing

Analog I/O's for high signal voltages In advanced CMOS

Contact: BD@sofics.com

Sofics has verified its TakeCharge ESD protection clamps on a wide variety of processes, including CMOS, SOI and FinFET technologies across various fabs and foundries. The ESD clamps are silicon and product proven in more than 3000 mass produced IC-products. The cells provide competitive advantage through improved yield, reduced silicon footprint and enable high speed, higher operating voltages and complex architectures. Higher robustness level for a wide range of ESD/EOS and other specifications are available upon request.

The devices described in this document can be used for the protection of various high voltage pins


Analog I/O's for high signal voltages in advanced CMOS

The following table provides an overview of the Sofics High Voltage ESD clamps in advanced CMOS. The solutions are highly portable to other processes and different flavors.

Furthermore, the cells can be easily adopted for other ESD protection levels and can be further customized to ensure compatibility with specific metal schemes and I/O pitch. Cells for other voltage domains can be provided as well.

All clamps in the table were created based on customer requests, other options are available. Please discuss your specific requirement with our sales person at bd@sofics.com.

The Sofics ESD cells cover all types of protection concepts and approaches as detailed in the figure below.



Different pad types available in the solution set from Sofics. For each power domain a power clamp is available. For the IO's several pad-types exist.

Foundry	Node	Voltage domain [V]	Type clamp	Leakage	ESD performance	Vt1 [V]	Info
TSMC	16	5	PC, B	<30nA	1kV HBM	7	
TSMC	28	3.9	PC, B	<50pA	2 kV HBM	9	
TSMC	28	5.5	PC, B	<400pA	2 kV HBM	11.6	
TSMC	28	6.05	PC, B	<400pA	2 kV HBM	11.6	
TSMC	28	13.2	PC, B	<40nA	2 kV HBM	13.7	
TSMC	40	5	PC, B	<10nA	2 kV HBM, 200 V MM		Overvoltage tolerant
TSMC	65	5	PC, B	<1nA	4 kV HBM	10	
TSMC	65	5	C	<100nA	4 kV HBM	10.6	Full local protection
TSMC	130	5	PC, B	<50pA	3.1 kV HBM, 210 V MM	9	
TSMC	130	7	PC, B	<1nA	4 kV HBM, 400 V MM	10.4	
TSMC	180	5	PC, B	<5nA	8 kV HBM, 350 V MM	10.4	
TSMC	180	7	PC, B	<50nA	8 kV HBM, 350 V MM	8.7	

Atmel	130	5	PC, B	< 100pA	8kV IEC, > 8kV HBM	9.5	
Atmel	130	5	PC, B	< 50pA	> 4kV IEC, > 8 kV HBM	8.1	
UMC	28	4.6	PC, B	<100pA	500 V HBM	9.6	Wafer sort protection
UMC	28	8.6	PC, B	<1uA	500 V HBM	9.6	Wafer sort protection

About CDM

It is noted that the listed cells do not contain a CDM specification. CDM levels for a stand alone cell are technically not relevant. Notwithstanding this, all ESD solutions provided by Sofics are optimized for CDM performance. The CDM design is based on

- ESD clamps with trigger speed enhancements and specific CDM clamp circuits
- VF-TLP analysis with fast rise time and short pulses
- Evaluation of the sensitivity of the (functional operation) circuitry
- Analysis of the different voltage domains and bus architecture
- General ESD/CDM expertise

The CDM performance of the Sofics' protected pins in actual integrated circuits routinely pass 500V, and 250-300V for high speed pins.

About porting

All cells can be ported to any CMOS process, though the actual numbers (leakage, Vt1) may vary.

For typical behavior, no additional silicon validation is required. Typical behavior includes achieving ESD levels. The porting is based on

- Sofics' measurements within the given process (if available)
- Porting experience of over 50 processes
- PDK data

For optimization of leakage and/or capacitance, an additional silicon validation run may be advisable, depending on the required level and accuracy.

About Sofics Sofics (www.sofics.com) is the world leader in IP for robust IC design. Its patented technology is proven in more than 3000 IC designs across all major foundries and process nodes. IC companies of all sizes rely on Sofics for off-the-shelf or custom-crafted solutions to protect overvoltage I/O's, other non-standard I/O's, and high-voltage ICs, including those that require system-level protection on the chip for ESD, EOS, EMC, radiation or other specifications.

Sofics technology produces smaller I/O's than any generic ESD configuration. It also permits twice the IC performance in high-frequency and high-speed applications. Sofics ESD solutions and service begin where the foundry design manual ends.

Our service and support

Our business models include

- Single-use, multi-use or royalty bearing license for ESD clamps
- Services to customize ESD protection
 - Enable unique requirements for Latch-up, ESD, EOS
 - Layout, metallization and aspect ratio customization
 - Area, capacitance, leakage optimization
- Transfer of individual clamps to another target technology
- Develop custom ESD clamps for foundry or proprietary process
- Debugging and correcting an existing IC or IO
- ESD testing and analysis

Notes

As is the case with many published ESD design solutions, the techniques and protection solutions described in this data sheet are protected by patents and patents pending and cannot be copied freely. PowerQubic, TakeCharge and Sofics are trademarks of Sofics BVBA.

Version

June 2018