Protecting chip interfaces against Electrostatic Discharge (ESD) needs dedicated attention. ESD remains an important reliability issue for semiconductor companies. ESD events can occur during several stages in the development, assembly and actual use of the ICs.
Sofics has verified its ESD protection clamps on a few BiCMOS processes. Integrating our solutions can enhance your competitive advantage.
BiCMOS technology combines CMOS technology with efficient bipolar devices. At first sight, those bipolar transistors could also be employed as ESD clamps. However the bipolar circuits are sensitive to ESD stress and need effective protection too.
BiCMOS technology combines CMOS technology with efficient bipolar devices. At first sight, those bipolar transistors could also be employed as ESD clamps. However the bipolar circuits are sensitive to ESD stress and need effective protection too.
GlobalFoundries 9HP
IDM fab
IDM fab
Sofics IP is used in high bandwidth communication interfaces networks. These interfaces need ESD clamps with low parasitic capacitance. Sofics clamps provide standard ESD robustness and do not require a resistance in the signal path.
Our IP was used for sensor interfaces. We have delivered solutions for high voltage tolerance (5V or higher) thanks to a flexible but deterministic solution set.
Customers have integrated Sofics ESD in different applications. The leakage of our ESD cells is 100x lower compared to conventional approach.
Our customers have designed different types of products on BiCMOS technology like optical communication for data centers.
Blog article “optimized local I/O protection for SOI, BiCMOS and FinFET nodes“
Blog article “ESD protection for Space applications“
Stay Connected: