Koen Verhaege, CEO of Sofics
“We look forward to working with Intel Foundry to support mutual customers with our proprietary ESD technology.”
Read More
Suk Lee, VP of Design Ecosystem Development at IFS
“We are collaborating with industry-leading IP providers to give our customers access to high-quality IPs. We look forward to continued collaboration with Sofics to enable our customers to enjoy a proven selection of ESD protection IPs.”
Read More
Suk Lee, VP of Design Ecosystem Development at IFS
“We are collaborating with industry-leading IP providers to give our customers access to high-quality IPs. We are pleased to welcome Sofics to our IFS Accelerator IP Alliance”
Read More
Top-10 Semiconductor company
“We had faced many ESD problems which could not be solved easily two decades ago, especially on thin gate oxide process. Now, few ESD problems appear in our IC development, thanks to ESD protection technology that has been licensed from Sofics.”
Read More
Ryo Ogura
“Smaller ICs can help LCD display manufacturers meet the cost pressures they face, and also offer an opportunity to develop even more compact designs. Our engineers achieved this breakthrough IC design for our customers just 8 months after we implemented the new technology, with no redesigns required.”
Read More
Naoyuki Shigyo
“We’ve had consistent success in designing more compact, higher-performance ESD protection into our ICs with TakeCharge. We will continue to collaborate with Sarnoff to develop solutions for our future processes such as 45nm and 32nm.”
Read More
Shigeo Koguchi
“TakeCharge technology helps us reduce the die size of our chips for greater economy, while maintaining and ensuring ESD protection in all application areas including high speed”
Read More
Akira Nakamura
“Ricoh is committed to delivering high-performance, cost-effective products to our customers. We are reinforcing that commitment by adding TakeCharge technology to our extensive IC design resources.”
Read More
Fumihisa Nakamura
“TakeCharge technology can reduce the capacitance of the input and output (I/O) pins of HV-CMOS IC’s. Therefore, its application can reduce the power required to drive the data bus”
Read More
Yoshiyuki Miyayama
“By utilizing TakeCharge in designing the I/O area of our HV-CMOS devices, we will be able to offer new ICs with improved capabilities even faster than before”
Read More
Stay Connected: